Abstract-
I. INTRODUCTION
, [2] . Therefore, 3-D ICs have a high potential to improve the performance [3] , [4] . Shorter wirelength can also reduce interconnect power and improve routing congestion. Less routing congestion can in turn reduce the number of metal layers used for routing in each die of a 3-D IC, and the reduction of the metal layer count can contribute to cost reduction [5] .
Vertical interconnects across dies in 3-D ICs are enabled by via-first or via-last through-silicon vias (TSVs) as shown in Fig. 1 . Typical diameters of via-first TSVs range from 1 to 5 μm and those of via-last TSVs range from 5 to 20 μm [6] - [10] . To connect TSVs and other gates, metal landing pads are attached to TSVs. Although TSVs play the most important role in gate-to-gate connections across dies, TSVs have negative impact on 3-D IC designs. Above all, TSVs are fabricated in bulk silicon, so they consume silicon area, which otherwise can be used for gates. In addition, keep-out-zone rules that forbid gate placement near TSVs must be satisfied. Because of these constraints and requirements, inserting excessive amount of TSVs into 3-D ICs can cause serious area overhead. In addition, TSVs consume routing resources because TSVs need to be routed to gates or other TSVs through metal layers. This might cause routing congestion. Therefore, CAD tools for the design of 3-D ICs should carefully account for the impact of TSVs during placement and routing. However, most previous works on CAD algorithms and tools for 3-D ICs, such as [11] and [12] ignore either the sheer size of TSVs or the fact that TSVs interfere with gates and/or wires.
In this paper, the impact of TSVs on 3-D ICs is investigated. This paper is based on design rules check (DRC)-clean GDSII layouts, and a complete set of simulation results are provided. The contributions of this paper are as follows.
1) Two 3-D IC design flows, namely "TSV co-placement design flow" and "TSV site design flow," are proposed and compared. The TSV co-placement design scheme places TSVs and gates simultaneously, whereas the TSV site design scheme places TSVs at regular positions and then places gates. 2) Two TSV assignment algorithms for the TSV site scheme in which 3-D nets are assigned to pre-placed TSVs are developed. In addition, four TSV assignment algorithms are compared to investigate the impact 1063-8210/$31.00 © 2012 IEEE n× TSV width n · 1.50 μm (n = 1, 2, or 3) n× TSV landing pad width n · 2.07 μm (n = 1, 2, or 3) n× TSV cell width n · 2.47 μm (n = 1, 2, or 3)
Min. TSV-to-cell spacing n · 0.4 μm for n× TSV Min. TSV-to-TSV spacing n · 0.8 μm for n× TSV TSV resistance (1× TSV) 100 m TSV capacitance (1× TSV) 5 fF 2-D net a net whose cells exist in a single die 3-D net a net whose cells exist across multiple dies of the quality of TSV assignment algorithms on the wirelength. 3) Since TSVs have negative effects, such as occupying silicon area, various layouts are generated and compared to show the impact of TSVs on wirelength and area of 3-D ICs. The rest of this paper is organized as follows. In Section II, preliminary studies on 3-D ICs and TSVs are presented. In Section III, two 3-D IC design schemes are introduced. The 3-D placement algorithm is explained in Section IV. In Section V, the TSV assignment algorithms are developed. Simulation results are shown in Section VI, and conclusions are provided in Section VII.
II. PRELIMINARIES
In this section, previous works are discussed, and design issues, such as 3-D placement and 3-D DRC are introduced and explained. Then the impact of TSV count on die area is addressed. Table I lists assumptions, parameters, and terminologies used in this paper.
A. Previous Works
Several placement algorithms for the design of 3-D ICs have been proposed in the literature. In [13] , the authors randomly place standard cells within the placement area, and use forces to move the cells in three dimensions to reduce cell overlap and temperature. In [11] , the authors transform a 2-D placement result into 3-D. The proposed transformations are based on folding and stacking a 2-D design. After the transformation, they use a graph-based layer assignment method to refine the 3-D placement result by placing cells into multiple layers to reduce the number of TSVs and temperature.
Reference [12] proposes analytical and partitioning-based techniques for placement of 3-D ICs. A recursive bisection approach is used during global placement, and the cut direction for each bisection is selected as orthogonal to the largest of the width, height, or weighted depth of the placement area. In [14] , the authors propose a multilevel nonlinear programming-based placement algorithm for 3-D ICs. Their objective is the weighted sum of wirelength and the number of TSVs. The authors use a density penalty function to remove overlap. They also use a bell-shaped density projection function helps to obtain a legal placement in the z-direction.
Reference [13] does not consider the TSV at all in any stage. Although [11] , [12] , and [14] consider the number of TSVs, all the placement algorithms do not account for TSV area.
Since the initial work of this paper was published in [15] , [16] , and [17] proposed different 3-D placement and TSV insertion algorithms. [16] performs global placement by iterative partitioning and then inserts TSVs. On the other hand, [17] performs global placement by analytical placement, which determines the number of TSVs. The wirelength of [17] is better than that of [15] . However, the 3-D global placer used in this paper is an improved version of the 3-D global placer used in [15] , and the wirelength comparison presented in the appendix shows that the 3-D global placer of this paper is better than those of [15] and [17] .
B. Design of 3-D ICs
In 3-D ICs, gates and TSVs are placed in multiple dies. Since both TSVs and gates occupy silicon area, overlaps between them should be avoided. In addition, TSVs should be routed without violating design rules. Fig. 2 illustrates connections to TSVs. Since a TSV is in fact connected to its M1 landing pad in the same die and Mtop landing pad in the bottom die (or backside landing pad in the same die), wires to these landing pads for connections to TSVs are routed. Fig. 3 shows landing pads in M1 and M6 (=Mtop) and the wires connected to them in a top-down view. In case of the landing pad in Mtop in Fig. 3(b) , because it is located in Mtop, it does not interfere with gates in the same die.
3-D IC layouts should also pass 3-D DRC and 3-D LVS as well as 2-D DRC and 2-D LVS. New 3-D design rules include the minimum TSV-to-TSV spacing, minimum TSV-to-cell spacing, minimum (or maximum) TSV density, and so on. In this paper, the minimum spacing rules shown in Table I are applied. 3-D LVS is checked by existing LVS tools because LVS checks logical connections.
In our design flow, TSVs are treated as cells to automate placement and routing of TSVs while optimizing locations of cells and TSVs. In order to satisfy the minimum spacing requirement around TSVs during placement, a standard cell containing a TSV landing pad in M 1 layer and whitespace around it is defined and used. This standard cell will be called a TSV cell for the rest of this paper. A TSV cell, shown in Figs. 4 and 5, shows 1× and 2× TSV cells placed in 3-D IC layouts. In the 1× TSV case, a TSV cell occupies 2.47 μm × 2.47 μm space and contains a landing pad and a TSV.
C. Maximum Allowable TSV Count
TSVs occupy silicon area because they are fabricated through the bulk silicon. For example, a 1× TSV cell in Table I 2 . Therefore, ignoring TSV area leads to serious underestimation of the additional area for TSV insertion.
Since the smallest 2-D chip area is simply the total cell area, the maximum TSV count such that the chip area of a 3-D IC becomes smaller than a pre-determined number can be computed. The maximum TSV count, N TSV max , based on 2-D and 3-D chip areas can be calculated by the following equations:
where A 3-D is the sum of the area of all dies of a 3-D IC, A 2-D is the die area when the circuit is designed in 2-D, and A TSV is the area required by a TSV. N TSV max is the maximum number of TSVs that can be used in 3-D ICs.
D. Minimum TSV Count
While the maximum allowable TSV count constrains the maximum number of TSVs that can be used in 3-D ICs, the minimum TSV count provides the feasibility of the 3-D IC design in terms of the TSV count because the minimum TSV count could be greater than the maximum allowable TSV count in some cases.
The minimum TSV count can be estimated by running mincut partitioning because a 3-D net spanning in K dies needs at least K − 1 TSVs (one TSV between two adjacent dies). Table II lists the minimum number of TSVs estimated by k-way min-cut partitioning using hMetis [18] and area overhead. As the table shows, some circuits (e.g., AL1) have huge area overhead (up to 34.15%) caused by TSVs, 1 so they could not be designed in four dies if the maximum allowable area overhead is small (e.g., 10%). However, this area overhead is strongly dependent on the TSV size and the average cell area. If a circuit consists of many large cells or an older process, such as 0.18 μm is used, the average cell area of the circuit will be much larger than the total TSV area. In this case, the area overhead caused by TSVs becomes small.
E. Irregular Versus Regular TSV Placement
Placing TSVs irregularly and placing TSVs regularly have their own pros and cons. Irregular TSV placement is expected to produce layouts having shorter wirelength than layouts generated by regular TSV placement because irregular TSV placement has higher degree of freedom than regular TSV placement with respect to TSV locations. However, regular TSV placement has better exposure quality of the lithographic process [22] , smaller TSV stress [23] , and better metal layer density [24] . Moreover, regular placement of die-to-die connections are already being used in some 3-D process technologies [25] for better die-to-die bonding.
III. 3-D IC DESIGN FLOW
Two 3-D IC design flows are devised in this paper, namely TSV co-placement and TSV site, as illustrated in Fig. 6 . These flows are developed in such a way that existing 2-D routing tools can be used while TSVs are handled effectively. Utilizing existing 2-D routing tools makes it easy to generate GDSII layouts of 3-D ICs for in-depth analysis. Notice that the design flow is for via-first type TSVs. 2 
A. Partitioning
A way to perform 3-D global placement using force-directed placement algorithms is to add an axis along the z-direction. In this case, the quadratic wirelength function is expressed as
2 Handling via-last type TSVs requires additional steps. For the TSV co-placement flow, refinement of TSV locations after global placement can remove overlaps between two TSVs in adjacent dies. For the TSV-site flow, overlaps between two TSVs in adjacent dies can be avoided by using different TSV array sizes.
where x , y , and z are wirelengths along the x-, y-, and z-axis, respectively, and each component of is minimized independently. However, this method cannot place cells in multiple dies unless the initial placement algorithm intentionally places cells in multiple dies. The reason is because all I/O pins are in the topmost die (die 0), so if cells are placed in the topmost die at the initial placement step, they will not be spread across multiple dies. Therefore, partitioning is used as a pre-process for 3-D global placement in our flow and across-die movement of cells during 3-D global placement is not allowed.
In the first step of both design schemes, a modified FM partitioning algorithm [26] is used to distribute cells in a 2-D netlist into N die dies. After partitioning, die order should be determined. For instance, suppose that a 3-D IC is designed in four dies. Assuming I/O pins are placed in die 0, there exist six (=3!) different die orderings. In this paper, however, any particular die ordering scheme is not used. Instead, each partition pX is treated as die X (e.g., p0 becomes die 0). Die ordering affects the TSV count, but the total number of TSVs varies actually in a small range for different die orderings.
B. TSV Insertion and Placement
In the TSV co-placement scheme, TSVs are added into the 3-D netlist during the TSV insertion step, and then cells and TSVs are placed simultaneously during 3-D placement. The 3-D placement algorithm is explained in detail in Section IV.
In the TSV site scheme, on the other hand, TSVs are pre-placed uniformly on each die in the TSV site creation step, and then cells are placed in the 3-D placement step. During 3-D placement, pre-placed TSVs are treated as placement obstacles because TSVs should not be overlapped with any cell. After 3-D placement, TSV assignment is performed to determine which 3-D nets use which pre-placed TSVs. Then, the 3-D netlist is updated to insert the assigned TSVs into the netlist. Fig. 7 illustrates the TSV co-placement and TSV site schemes. For detailed placement, the detailed placer of Cadence system-on-chip Encounter is used [27] .
C. Routing
After 3-D placement, the placement result is dumped into DEF files and a netlist file is generated for each die. At this time, TSV landing pads should be made at both ends of a TSV as shown in Fig. 2 . While an M 1 landing pad is placed in die(n + 1), its corresponding M TOP landing pad is placed in die(n) at the same location. An M TOP landing pad in die(n) is represented by placing a pin in the DEF file of die(n) and adding the pin into the netlist of die(n). Then, Encounter is used to route each die.
IV. 3-D GLOBAL PLACEMENT ALGORITHM
The 3-D global placement algorithm used in this paper is based on a force-directed quadratic placement algorithm [28] . The algorithm is modified to place cells and TSVs in 3-D.
A. Overview of Force-Directed Quadratic Placement
In quadratic placement, optimal locations of cells are computed by minimizing the quadratic wirelength function , expressed as
where x and y are wirelengths along the x-and y-axis.
x is written as
where x represents the x-position of N cells, C x is an N × N connectivity matrix using the bound-to-bound net model [28] , and d x represents the connectivity between cells and pins. Element c x,i j of C x is the weight of the connection between cell i and cell j , and element d x,i is the negative weighted position of the fixed pins connected to cell i . x is minimized by solving the following equations:
Quadratic placement can be viewed as an elastic spring system when is treated as the total spring energy of the system. Because the derivative of the spring energy is a force, the derivative of x in (4) can be viewed as a net force f net x as
where ∇ x is the vector differential operator. At equilibrium, f net x is zero and x is minimized, which results in overlaps among cells. To remove cell overlap, [28] uses two additional forces, the move force f move x and the hold force f hold
The move force is a density-based force that spreads cells away from high cell density area to low cell density area to reduce cell overlap. The move force in [28] is defined for 2-D ICs, thus it is modified to lower cell densities in 3-D ICs. The modification is explained in Section IV-C.
The hold force is used to decouple each placement iteration from its previous iteration. It cancels out the net force that pulls cells back to the location in the previous iteration. The hold force is written as
where x contains the x-position of cells from the previous placement iteration. When no move force is applied, the hold force holds cells at their current locations. The total force f x is the summation of the net force, move force, and hold force. The total force is set to zero to minimize wirelength while removing cell overlap.
B. Overview of Our 3-D Placement Algorithm
The proposed 3-D placement algorithm is divided into three phases: initial placement, global placement, and detailed placement. In the first phase, the initial cell locations are computed by solving (5) . In the second phase, the amount of cell overlaps is reduced by applying the move force and the hold force included in solving the equation. Overlaps are removed gradually because moving cells rapidly degrades the overall placement quality. Global placement continues until the amount of remaining cell overlap becomes lower than a pre-determined overlap ratio. Then detailed placement is performed using the detailed placer included in Cadence encounter.
C. Cell Placement in 3-D ICs
A major extension on the 2-D force-directed quadratic placement algorithm in this paper is to modify the move force in [28] so that removing cell overlap is performed in each die separately. For example, the move force is not applied between two cells at the same x and y location if they are in different dies.
The placement problem is formulated as a global electrostatic problem, by treating cell area as positive charge and chip area as negative charge. The placement density D on die d can be computed by
where D cell (x, y) z=d is the cell density at position (x, y) in die d, and D chip (x, y) z=d is the chip capacity at position
After D is computed, the following Poission's equation is solved to compute the placement potential as follows:
The move force is modeled by connecting cell i to its target pointx i with a spring of spring constantẘ i . The target point is computed byx
where x i is the x-position of cell i being placed on die d in the previous placement iteration. The spring constant is initially defined byẘ
where A i is the area of cell i , and A cell z=d is total area of cells being placed on die d. Then, the spring constant is adjusted iteratively using the quality control mechanism in [28] . Therefore, for cell i , the move force is f move 
whereC x is a diagonal matrix ofẘ i , x is a vector representing the x-position of N cells being placed, andx is a vector representing the target x-position of the cells.
D. Pre-Placement of TSVs in TSV Site Scheme
In the TSV site scheme, TSVs are placed evenly and then cells are placed. Therefore, TSVs are treated as placement obstacles during cell placement. The number of TSVs in each row and column is computed by
where N TSV d,min is the minimum number of TSVs on die d, and K TSV is a multiplying factor for the number of TSVs. If K TSV is greater than one, more TSVs than the minimum TSV count are placed to increase the selectivity during TSV assignment. Placement obstacles can be handled naturally by means of the placement density in [28] . By including the area of preplaced TSVs in the computation of the placement density, the move force is altered in such a way that it moves cells being placed away from pre-placed TSVs. The area of pre-placed TSVs is also included in (8).
V. TSV ASSIGNMENT
The TSV assignment problem in the TSV site scheme is to assign 3-D nets to TSVs for given sets of dies, 3-D nets, placed cells, and placed TSVs while optimizing objective functions, such as the total wirelength of the 3-D nets. Constraints in the TSV assignment problem are as follows:
1) a TSV cannot be assigned to more than one 3-D net; 2) a 3-D net should use at least one TSV.
A. Optimum Solution for TSV Assignment
The authors of [29] show the binary integer linear programming (BILP) formulation to find the optimum solution of the TSV assignment problem for two dies. Since the number of binary integer variables in the formula is too big, they also introduce and develop heuristic algorithms, an approximation method based on the Hungarian method [30] , and a neighborhood search method.
If a 3-D IC is designed in more than two dies and a 3-D net spans more than two dies, all the combinations of TSVs in different dies should be taken into account for the cost computation. In Fig. 8(a) , for example, the 3-D net is assigned to T 1 in die 1 and T 6 in die 2, and the cost (=wirelength) is approximately 2L. However, in Fig. 8(b) , the 3-D net is assigned to T 3 in die 1 and T 6 in die 2, and the cost is approximately L. Although T 6 is used in both cases, its contribution to the cost is different. Therefore, the cost should be computed for each combination of TSVs in different dies.
The optimum solution for a TSV assignment problem for more than two dies is found by the following formulation: min
where N die is the number of dies, N 3-DNet is the total number of 3-D nets, C B i is the total number of combinations of TSVs for the 3-D net H i , N TSV is the total number of TSVs, and d i,k, p is the cost when the pth TSV in the kth combination is used for the 3-D net H i . Here, x i,k, p is 1 if: 1) the 3-D net H i uses the kth combination and 2) the kth combination uses the TSV T p , is 0 otherwise. Equation (17) denotes that a 3-D net uses only one combination of TSVs and (18) denotes that a TSV is assigned to at most one 3-D net.
The number of variables in this problem is also very large. Even if TSVs available for a 3-D net are limited to TSVs inside a small window, the number of combinations is still large. For example, if a 3-D net spans in four dies, and the window contains 20 TSVs in each die, 8000 combinations exist for the net. Moreover, restriction on the window size may result in infeasibility of BILP. Therefore, two heuristic algorithms are proposed in the next two sections.
B. Minimum Spanning Tree (MST)-Based TSV Assignment
In this method, the MST algorithm is used for TSV assignment as shown in Algorithm 1. First, 3-D nets are sorted in the ascending order of their bounding box size. Since a 3-D net whose bounding box is large contains more TSVs to choose from, higher priority is given to 3-D nets having smaller bounding boxes. After sorting, an MST is constructed using Kruskal's algorithm for each 3-D net, and the edges of the MST are sorted in the ascending order of their lengths because a short edge means short wirelength. After constructing the MST and sorting edges, each edge is checked in the ascending order. If the edge spans over two adjacent dies that are not connected yet, the unassigned TSV closest to the edge is chosen and marked as "assigned to this net." This process is repeated until all dies in the 3-D net are connected by TSVs. During this assignment process, the distance between an available TSV and a 3-D edge is computed as follows. The edge is projected to a 2-D plane so that the 3-D edge becomes a 2-D segment. Then, the distance is computed by calculating the Manhattan distance between the TSV and its nearest point in the segment.
An example is shown in Fig. 9 . The shortest edge in the figure is the vertical edge connecting dies 1 and 2. The available TSV closest to the edge is T 3 , so it is assigned to the 3-D net. Since this 3-D net spans from die 1 to die 3, a TSV in die 2 is needed to connect cells in die 2 and die 3. The TSV closest to the next shortest edge is T 6 . Since this is an if this e j connects two dies already connected then 7: continue; 8: end if 9: find the TSV nearest to e j in the same die unavailable TSV, which means it has already been assigned to another net, the next closest TSV, T 5 is found and assigned.
C. Placement-Based TSV Assignment
The second TSV assignment method is based on 3-D placement. In this method, the the assignment problem is solved by a 3-D placement algorithm. Algorithm 2 shows the placement-based TSV assignment algorithm.
After placing gates in the 3-D placement stage, the placed gates are converted into pins in a new 3-D netlist. Therefore, there exist only pins, which are actually I/O pins and placed gates, in the netlist. Then, movable TSVs are inserted into this netlist, and TSV co-placement is performed. After placement is finished, TSV locations are loaded from the 3-D placement result. At this time, however, the TSVs inserted in the netlist are assigned to pre-placed TSVs. Fig. 10 shows an example. In the first step, movable TSVs (gray squares) are inserted into a new netlist and placed by the 3-D placement algorithm. After 3-D placement, the final locations of the movable TSVs are assigned to their nearest pre-placed TSVs. The final assignment result is shown in the rightmost figure of Fig. 10 . [19] and several industrial circuits are used for layout generation. Table II shows the benchmark circuits and their details. The NCSU 45-nm technology [20] is used for the process technology. The 3-D placer and TSV assignment programs are implemented using C/C++ and Intel math kernel library 10.0 is used for matrix computation. The system has Intel Xeon 2.5 GHz CPUs with 16 GB memory and 64-bit Linux OS. Fig. 11 shows two representative layouts designed by the TSV co-placement and TSV site schemes. Table III shows wirelength, die area, and runtime of 2-D and 3-D placement results. For 2-D placement, the 3-D placer is run in a 2-D mode in which partitioning is not executed. For 3-D placement, the TSV co-placement scheme is used with four dies and 1×TSVs.
VI. SIMULATION RESULTS

IWLS 2005 benchmarks
A. Wirelength and Runtime Comparison
As to wirelength, wirelength of all the circuits except MP5 is reduced. In the MP5 case, the wirelength of the four-die 3-D implementation is almost the same as that of its 2-D implementation. Except MP5, the amount of wirelength reduction in nonmicroprocessor circuits (AL1 to AL7) is 1% to 25%, but the amount of wirelength reduction in microprocessor circuits (MP1 to MP4) is 1% to 10%.
To figure out why nonmicroprocessor circuits have more wirelength reduction than microprocessor circuits, wirelength distributions of AL4 and MP5 are shown in Fig. 12 . In Fig. 12(a) , long interconnections of AL4 in the 2-D design become shorter in the 3-D design. The longest wire in the 2-D design of AL4 is about 900 μm long, whereas that in the 3-D design is about 310 μm long. This effect is due to the smaller footprint area and connections in the z-direction by TSVs.
The wirelength distribution of the 2-D design of MP5 is very similar to that of the 3-D design of MP5 as shown in Fig. 12(b) . The lengths of the longest wires in the 2-D and the 3-D designs are also similar. Therefore, even if multiple dies are stacked, the total wirelength does not change. Table II also supports this analysis. MP5 (0.463 mm 2 ) is larger than AL4 (0.257 mm 2 ), but the longest wire of MP5 is shorter than that of AL4 (730 μm versus 900 μm) . Actually, the die width of MP5 implemented in 3-D is 410 μm, so the corner-to-corner Manhattan distance is 820 μm, which is longer than the longest wire (730 μm). However, the die width of AL4 implemented in 3-D is 310 μm, so the cornerto-corner Manhattan distance is 620 μm, which is shorter than the longest wire (900 μm). Therefore, AL4 benefits from 3-D implementation, but MP5 does not. This is also related to the min-cut partitioning result shown in Table II . For example, the min-cut size of AL4 in 2-way partitioning is 1502 out of 109 K nets while that of MP5 is 54 out of 169 K nets. This means that MP5 is a highly modularized circuit, so it does not benefit from 3-D implementation with respect to wirelength.
Regarding runtime, 3-D placement in general needs shorter runtime than 2-D placement. 3 The reason is that an initial 3-D placement of a circuit is likely to have fewer overlaps than an initial 2-D placement of the circuit because each die in a 3-D IC has fewer cells to be placed. Since the force-directed quadratic placement algorithm spends a significant portion of its runtime in overlap removal, having fewer cells in a die improves runtime. In Table III , the 3-D global placement is 1.3× to 5× faster than the 2-D global placement.
Since the design of an IC needs routing as well as placement, the runtime for routing is also compared. The 3-D placement generates N die placement results. Therefore, global and detailed routing for each die is run concurrently. Then, the runtime for routing of a 3-D IC is obtained by choosing the maximum runtime. In this simulation, the ratio between the runtime for routing of 2-D ICs and the runtime for routing of 3-D ICs is between 2.73 and 5.11. The runtime for routing of 3-D ICs is much smaller than that for routing of 2-D ICs because the area of each die of a 3-D IC is smaller than that of its 2-D counterpart.
B. Metal Layers and Silicon Area Comparison
Since each die of a 3-D design has fewer cells than a 2-D design, the number of metal layers required for 3-D designs could be less than that for 2-D designs. Therefore, the minimum number of metal layers required to route all dies successfully is found and compared. For a fair comparison, the same area utilization is used for both 2-D and 3-D designs. The "# ML" columns in Table III list comparisons of the minimum number of metal layers in 2-D and 3-D designs. Except for AL5, AL6, and AL7, all circuits are routable with four metal layers in their 3-D designs, but the 2-D designs of AL2, AL4, AL5, AL6, AL7, MP4, and MP5 are not routable with four metal layers because of high routing congestion.
Table III also shows the area overhead of 3-D IC layouts. For small circuits, the area overhead is large (6% to 29%). However, the area overhead in large circuits is relatively small (2% to 16%). Since the area overhead is determined by the number of TSVs, if few TSVs are used for a small design, its area overhead could be negligible. Likewise, if too many TSVs are used for a large design, the area overhead could be significant. The area of 3-D designs is always larger than that of 2-D designs in the simulation. However, the area of a 2-D design could be larger than that of its 3-D design. As seen in Table III , some 2-D designs are not routable with four metal layers. Therefore, if there is a tight constraint on the available metal layers (e.g., four metal layers), the 2-D design not routable under the constraint should be expanded. In this case, the area of a 2-D design could be larger than that of its 3-D design.
C. On Wirelength and Die Area Versus Number of Dies
As the number of dies increases, the footprint area tends to decrease, 4 so the wirelength is expected to decrease while the total die area is expected to increase. Therefore, how wirelength and die area vary when the die count increases are observed in this section. In this simulation, the TSV co-placement scheme and 1 × TSVs are used. Table IV lists wirelength, die area, runtime, and the number of TSVs when the die count varies from two to four. As the die count goes up, in general, the number of TSVs increases, but the wirelength decreases for the nonmicroprocessor circuits. For further experiment on this, the number of dies (N die ) is varied from 2 to 16, and wirelength, die area, and the number of TSVs are observed for AL4 in Fig. 13 . The wirelength of AL4 dramatically decreases as N die increases from two to five, then it generally goes up. If N die increases further, the TSV count and the die area increase as shown in Fig. 14 . In other words, increasing N die is helpful at first, but becomes harmful at a larger number of dies because the TSV count increases as N die goes up, which increases die area.
D. TSV Co-Placement Versus TSV Site
Table V lists the wirelength of five different placement schemes: the TSV co-placement (IR), the MST-based TSV site placement (R-MST), the placement-based TSV site placement (R-PL), the neighborhood search-based TSV site placement (R-NS, [29] ), and the network flow-based TSV site placement (R-NF, [31] ). The TSV co-placement (IR) designs always show shorter wirelength than the TSV site placement designs. The amount of wirelength reduction of IR as compared to R-MST, R-PL, R-NS, and R-NF is approximately 4%, 8%, and 10% on average in two-die, three-die, and four-die implementations, respectively. A reason that the TSV co-placement scheme produces shorter wirelength than the TSV site placement schemes is because the TSV co-placement scheme optimizes TSV locations and cell locations simultaneously, while pre-placed TSVs in the TSV site schemes obstruct optimal gate placement.
Table VI lists the additional runtime required for TSV assignment in R-MST and R-PL. Since TSV assignment is an additional process after 3-D placement, runtime for 3-D placement is also reported in IR and R columns. TSVs are chosen for each net sequentially in R-MST, so the additional runtime is very small even for big circuits such as AL6 or AL7. Sorting nets in R-MST takes O (N log N) where N is the total number of 3-D nets, Kruskal's algorithm takes O(E i log E i ) where E i is the total number of edges of net i , and selecting a TSV for an edge takes O(T ) where T is the total number of TSVs. Therefore, the complexity of R-
Although it is a cubic algorithm, it is very fast in reality because the number of 3-D nets is not large and E i is usually quite small (e.g., the former is less than 5000 and the latter is less than 500 in the simulation of this paper). As Table VI lists, the additional runtime for TSV assignment in R-MST is very small as compared to the runtime of 3-D placement.
The additional runtime for R-PL is also very small. In the second placement phase, many pins, which consist of I/O pins and placed cells, determine the location of each TSV in the 
-D PLACEMENT RESULT). IR DENOTES TSV CO-PLACEMENT, R-MST IS
MST-BASED TSV SITE PLACEMENT, R-PL IS PLACEMENT-BASED TSV SITE PLACEMENT, AND R-NS IS THE TSV SITE PLACEMENT SCHEME USING THE NEIGHBORHOOD SEARCH-BASED TSV ASSIGNMENT PRESENTED IN [29] . 1× TSVS ARE USED. initial placement, so little overlap exists between TSVs. Thus, the placement in R-PL needs only a few iterations of matrix computation. The numbers in parentheses in Table VI show the number of iterations. Almost all of them are zero except a few cases in which only one or two iterations are necessary to remove all the overlaps among TSVs and cells. On the other hand, the runtime for R-NS is almost negligible and the runtime for R-NF is prohibitively high. Therefore, the runtime for R-NS and R-NF is not shown in Table VI .
E. Impact of TSV Size
Using large TSVs results in large die area overhead, thereby degrading total wirelength. It also causes more serious overlap among TSVs and cells, thereby increasing runtime for 3-D placement. Therefore, the impact of TSV size on wirelength, die area, and runtime is investigated in this simulation. Table VII lists the results for 1×, 2×, and 3× TSV size. Wirelength always increases as the TSV size increases, as does the die area. When the TSV becomes 2× larger, the wirelength increases by 9% on average and the die area increases by 27% on average. However, the wirelength becomes 28% longer and the die area becomes 74% larger on average when the TSV becomes 3× larger. The runtime increase is also not negligible. Therefore, the use of larger TSVs causes serious wirelength, area, and runtime overhead. 
VII. CONCLUSION
In this paper, the impact of TSVs on the 3-D stacked IC layout has been investigated. First, design issues newly introduced in 3-D ICs were discussed, and then two 3-D IC design flows were proposed. In the TSV co-placement scheme, gates and TSVs were placed simultaneously, whereas in the TSV site scheme, TSVs were uniformly placed and then gates were placed. The simulation results showed that 3-D designs have shorter wirelength, require fewer metal layers for routing, and shorter runtime for placement. However, die area increases because of TSV insertion. In conclusion, 3-D IC design methodologies and algorithms should take TSV placement and routing into account, which our 3-D IC design methodologies and algorithms perform effectively and efficiently.
APPENDIX
The 3-D global placer presented in [15] has been improved for this paper. Table VIII compares wirelength of [15] , [17] , and this paper.
